


PAGE	TITLE
------	-------

PAGE	TITLE
01	COVER SHEET
02	BOM & PCB MODIFY HISTORY
03	BLOCK DIAGRAM
04	CPU HYPER TRANSPORT
05	CPU DDRIII MEMORY
06	CPU CONTROL
07	CPU POWER & GND
08	DDRIII CHANNEL A
09	DDRIII CHANNEL B
10	RD980 HT-LINK I/F
11	RD980 PCIE I/F ,SWITCH
12	RD980 SYSTEM I/F
13	RD980 STRAPS ,SPMEM, POWER, GND
14	RTM880T-793
15	SB950 PCIE/PCI/CPU/LPC
16	SB950 ACPI/USB/GPIO/AUDIO
17	SB950 SATA/SPI/IDE/HWM
18	SB950 POWER & GND
19	PCI EXPRESS x16
20	PCI_E x1 SLOT 1,2,3
21	PCI SLOT 1, 2
22	IT8720 JX LPC IO ,Dual-BIOS ,TPM
23	COM, F_USB, R_USB, I_PWR
24	ALC889R CODEC
25	AUDIO JACK


[illegible]

**P-Code: U98094-0**

[illegible][illegible]




L0\_CADIN\_L[0..15] <L0\_CADIN\_L[0..15] 10  
 L0\_CADIN\_H[0..15] <L0\_CADIN\_H[0..15] 10  
 L0\_CADOUT\_L[0..15] <L0\_CADOUT\_L[0..15] 10  
 L0\_CADOUT\_H[0..15] <L0\_CADOUT\_H[0..15] 10




CPU-SK/942AM3b/S/GF/[10SC1-A01942-01R\_10SC1-A01942-02R]

VLDT\_A = VCC12\_HT  
 VLDT\_B = HT12B


M2CPU  
AM3RM/SC/BL/MB[12KRC-04K812-31R\_12KRC-04K812-32R]

GIGABYTE™


Title			
CPU HYPER TRANSPORT			
Size	Document Number	Rev	
Custom	GA-970A-D3	1.1	
Date:	Wednesday, August 17, 2011	Sheet	4 of 36


















U3A

## PART 1/5

## HYPERTRANSPORT I/F



RX980/BGA692




U3C

PART 3/5  
CLOCKS

## PM

## MISC.



## DFT\_GPIO5: STRAP\_DEBUG\_BUS\_GPIO\_ENABLEb

Enables the Test Debug Bus using GPIO.  
1 : Disable ( Can still be enabled using nbcfg register access)  
0 : Enable

## DFT\_GPIO[4:2]: STRAP\_PCIE\_GPP\_CFG[2:0]

These pin straps are used to configure PCI-E GPP mode.  
GPIO4:3:2  
000 : 4:2:4 B  
001 : 4:1:1:4 C  
010 : 1:1:1:1:1:4 L (Hardware Default)  
011 : 2:1:1:1:1:4 E  
100 : 2:2:1:1:4 K  
101 : 2:2:2:4 C2  
110 : Hardware default (mode L) or EEPROM  
111 : Hardware default (mode L) or EEPROM  
101 : 01100  
111 : 01011

## DFT\_GPIO1: LOAD\_EEPROM\_STRAPS

Selects Loading of STRAPS from EPROM  
1 : Bypass the loading of EEPROM straps and use Hardware Default Values  
0 : I2C Master can load strap values from EEPROM if connected, or use default values if not connected

## DFT\_GPIO0: STRAP\_DEBUG\_BUS\_PCIE\_ENABLED

Enables the Test Debug Bus using PCIE bus  
1 : Disable ( Can still be enabled using nbcfg register access )  
0 : Enable

GIGABYTE™

Title RS780 HT-LINK I/F

Size Custom Document Number GA-970A-D3 Rev 1.1  
Date: Wednesday, August 17, 2011 Sheet 10 of 36



U3B

PART 2/5

EXP A\_RXP15 N6  
EXP A\_RXN15 N5  
EXP A\_RXP14 M5  
EXP A\_RXN14 M4  
EXP A\_RXP13 L6  
EXP A\_RXN13 L5  
EXP A\_RXP12 K5  
EXP A\_RXN12 K4  
EXP A\_RXP11 J6  
EXP A\_RXN11 J5  
EXP A\_RXP10 H4  
EXP A\_RXN10 H5  
EXP A\_RXP9 G6  
EXP A\_RXN9 G5  
EXP A\_RXP8 F5  
EXP A\_RXN8 F4  
EXP A\_RXP7 D2  
EXP A\_RXN7 D1  
EXP A\_RXP6 B5  
EXP A\_RXN6 C5  
EXP A\_RXP5 D6  
EXP A\_RXN5 E6  
EXP A\_RXP4 E7  
EXP A\_RXN4 F7  
EXP A\_RXP3 D8  
EXP A\_RXN3 E8  
EXP A\_RXP2 F9  
EXP A\_RXN2 F9  
EXP A\_RXP1 D10  
EXP A\_RXN1 E10  
EXP A\_RXP0 E11  
EXP A\_RXN0 F11

PCIE GPP1

GPP1\_RX15P  
GPP1\_RX15N  
GPP1\_RX14P  
GPP1\_RX14N  
GPP1\_RX13P  
GPP1\_RX13N  
GPP1\_RX12P  
GPP1\_RX12N  
GPP1\_RX11P  
GPP1\_RX11N  
GPP1\_RX10P  
GPP1\_RX10N  
GPP1\_RX9P  
GPP1\_RX9N  
GPP1\_RX8P  
GPP1\_RX8N  
GPP1\_RX7P  
GPP1\_RX7N  
GPP1\_RX6P  
GPP1\_RX6N  
GPP1\_RX5P  
GPP1\_RX5N  
GPP1\_RX4P  
GPP1\_RX4N  
GPP1\_RX3P  
GPP1\_RX3N  
GPP1\_RX2P  
GPP1\_RX2N  
GPP1\_RX1P  
GPP1\_RX1N  
GPP1\_RX0P  
GPP1\_RX0N

N3 EXP A\_TXP15  
M2 EXP A\_TXN15  
M1 EXP A\_TXN14  
L3 EXP A\_TXP13  
L2 EXP A\_TXN13  
K2 EXP A\_TXP12  
K1 EXP A\_TXN12  
J3 EXP A\_TXP11  
J2 EXP A\_TXN11  
H2 EXP A\_TXP10  
H1 EXP A\_TXN10  
G3 EXP A\_TXP9  
G2 EXP A\_TXN9  
F2 EXP A\_TXP8  
F1 EXP A\_TXN8  
E3 EXP A\_TXP7  
E2 EXP A\_TXN7  
A4 EXP A\_TXP6  
B4 EXP A\_TXN6  
A6 EXP A\_TXP5  
B6 EXP A\_TXN5  
B7 EXP A\_TXP4  
C7 EXP A\_TXN4  
A8 EXP A\_TXP3  
B8 EXP A\_TXN3  
B9 EXP A\_TXP2  
C9 EXP A\_TXN2  
A10 EXP A\_TXP1  
B10 EXP A\_TXN1  
B11 EXP A\_TXP0  
C11 EXP A\_TXN0

AD9 GPP2\_RX15P  
AD8 GPP2\_RX15N  
AE8 GPP2\_RX14P  
AC7 GPP2\_RX14N  
AD7 GPP2\_RX13P  
AD6 GPP2\_RX13N  
AE6 GPP2\_RX12P  
AF5 GPP2\_RX12N  
AG5 GPP2\_RX11P  
AF2 GPP2\_RX11N  
AD2 GPP2\_RX10P  
AD1 GPP2\_RX10N  
AB5 GPP2\_RX9P  
AA6 GPP2\_RX9N  
AA5 GPP2\_RX8P  
Y5 GPP2\_RX8N  
V5 GPP2\_RX7P  
W5 GPP2\_RX7N  
V4 GPP2\_RX6P  
W6 GPP2\_RX6N  
W5 GPP2\_RX5P  
V5 GPP2\_RX5N  
V4 GPP2\_RX4P  
U6 GPP2\_RX4N  
U5 GPP2\_RX3P  
T5 GPP2\_RX3N  
T4 GPP2\_RX2P  
R6 GPP2\_RX2N  
R5 GPP2\_RX1P  
P5 GPP2\_RX1N  
P4 GPP2\_RX0P  
P3 GPP2\_RX0N

PCIE GPP2

GPP2\_TX15P  
GPP2\_TX15N  
GPP2\_TX14P  
GPP2\_TX14N  
GPP2\_TX13P  
GPP2\_TX13N  
GPP2\_TX12P  
GPP2\_TX12N  
GPP2\_TX11P  
GPP2\_TX11N  
GPP2\_TX10P  
GPP2\_TX10N  
GPP2\_TX9P  
GPP2\_TX9N  
GPP2\_TX8P  
GPP2\_TX8N  
GPP2\_TX7P  
GPP2\_TX7N  
GPP2\_TX6P  
GPP2\_TX6N  
GPP2\_TX5P  
GPP2\_TX5N  
GPP2\_TX4P  
GPP2\_TX4N  
GPP2\_TX3P  
GPP2\_TX3N  
GPP2\_TX2P  
GPP2\_TX2N  
GPP2\_TX1P  
GPP2\_TX1N  
GPP2\_TX0P  
GPP2\_TX0N

AF9 AG9  
AG8 AG8  
AH8 AG8  
AF7 AG7  
AG7 AG7  
AG6 AG6  
AH6 AG6  
AG4 AG4  
AH4 AG4  
AE3 AG3  
AE2 AG2  
AC3 AG3  
AC2 AG2  
AB2 AG2  
AB1 AG1  
AA3 AG3  
AA2 AG2  
Y2 AG2  
V2 AG2  
W2 AG2  
V1 AG1  
U2 AG2  
T2 AG2  
T1 AG1  
R2 AG2  
P2 AG2  
P1 AG1

AD11 GPP3\_RX9P  
AC11 GPP3\_RX9N  
AE12 GPP3\_RX8P  
AD12 GPP3\_RX8N  
AC13 GPP3\_RX7P  
AE14 GPP3\_RX7N  
AD14 GPP3\_RX6P  
AD15 GPP3\_RX6N  
AC15 GPP3\_RX5P  
AE16 GPP3\_RX5N  
AD16 GPP3\_RX4P  
AD17 GPP3\_RX4N  
AC17 GPP3\_RX3P  
AE18 GPP3\_RX3N  
AD18 GPP3\_RX2P  
AD19 GPP3\_RX2N  
AC19 GPP3\_RX1P  
AH20 GPP3\_RX1N  
AG20 GPP3\_RX0P  
GPP3\_RX0N

PCIE GPP3

GPP3\_TX9P  
GPP3\_TX9N  
GPP3\_TX8P  
GPP3\_TX8N  
GPP3\_TX7P  
GPP3\_TX7N  
GPP3\_TX6P  
GPP3\_TX6N  
GPP3\_TX5P  
GPP3\_TX5N  
GPP3\_TX4P  
GPP3\_TX4N  
GPP3\_TX3P  
GPP3\_TX3N  
GPP3\_TX2P  
GPP3\_TX2N  
GPP3\_TX1P  
GPP3\_TX1N  
GPP3\_TX0P  
GPP3\_TX0N

PCI\_E slot TX need CAP close to slot side

NC4 0.1u/4X7R/16V/K  
NC3 0.1u/4X7R/16V/K  
NC6 0.1u/4X7R/16V/K  
NC5 0.1u/4X7R/16V/K  
NC10 0.1u/4X7R/16V/K  
NC9 0.1u/4X7R/16V/K  
NC20 0.1u/4X7R/16V/K  
NC19 0.1u/4X7R/16V/K  
NC2 0.1u/4X7R/16V/K  
NC1 0.1u/4X7R/16V/K

EXP A\_TXP[0..15] >> EXP\_A\_TXP[0..15] 18  
EXP A\_TXN[0..15] >> EXP\_A\_TXN[0..15] 18  
EXP A\_RXP[0..15] >> EXP\_A\_RXP[0..15] 18  
EXP A\_RXN[0..15] >> EXP\_A\_RXN[0..15] 18

19 PCIE5\_IP >> PCIE5\_IP  
19 PCIE5\_IN >> PCIE5\_IN  
33 ML\_IP >> ML\_IP  
33 ML\_IN >> ML\_IN  
19 PCIE2\_IP >> PCIE2\_IP  
19 PCIE2\_IN >> PCIE2\_IN  
19 PCIE1\_IP >> PCIE1\_IP  
19 PCIE1\_IN >> PCIE1\_IN  
31 USB3\_IP >> USB3\_IP  
31 USB3\_IN >> USB3\_IN

PCIE ALINK

SB\_RX3P  
SB\_RX3N  
SB\_RX2P  
SB\_RX2N  
SB\_RX1P  
SB\_RX1N  
SB\_RX0P  
SB\_RX0N

AG22 A\_TX3P C NC11 0.1u/4X7R/16V/K  
AH22 A\_TX3N C NC12 0.1u/4X7R/16V/K  
AE21 A\_TX2P C NC14 0.1u/4X7R/16V/K  
AG21 A\_TX2N C NC13 0.1u/4X7R/16V/K  
AF23 A\_TX1P C NC15 0.1u/4X7R/16V/K  
AG23 A\_TX1N C NC16 0.1u/4X7R/16V/K  
AG24 A\_TX0P C NC18 0.1u/4X7R/16V/K  
AH24 A\_TX0N C NC17 0.1u/4X7R/16V/K

PLACE THESE CAP CLOSE TO NB.

NR2 1.27K/4/1 AE20  
NR3 1.82K/4/1 AD20  
NR4 1.27K/4/1 AE10  
NR5 1.82K/4/1 AD10  
NR6 1.27K/4/1 F14  
NR7 1.82K/4/1 E14


RX980/BGA692

GIGABYTE™

Title RS780 PCIE I/F ,Switch

Size Custom Document Number GA-970A-D3 Rev 1.1

Date: Wednesday, August 17, 2011 Sheet 11 of 36




- 

Place R800/801 less than 500 mils away from U800  
R851 less than 100 mils away from R800/801  
route CPU clock as 100ohm differential pair

NB CLOCKS		RS740	RX780	RS780	
HT_REFCLKP	66M SE(SE)	100M DIFF	100M DIFF		
HT_REFCLKN	NC	100M DIFF	100M DIFF		
REFCLK_P	14M SE (3.3V)	14M SE (1.8V)	14M SE (1.1V)	100M DIFF	
REFCLK_N	NC	NC	vref	100M DIFF	
GFX_REFCLK*	100M DIFF	100M DIFF	100M DIFF		
GPP_REFCLK	NC	100M DIFF	100M DIFF(OUT)		
GPSSB_REFCLK	100M DIFF	100M DIFF	100M DIFF		

\* the GFX\_REFCLK input is required for all cases




REF0/SEL_HTT66	HTT CLOCK
0	100.00 DIFFERENTIAL
1	66.66 SINGLE END

REF1/SEL_SATA	SRC6/SATA
0	100.00 DIFFERENTIAL SPREADING SRC CLOCK
1	100.00 NON-SPREADING DIFFERENTIAL SATA CLOCK








Clock chip has internal serial terminations for differential pairs, external resistors are reserved for debug purpose.

ICS9LPRS477DKLF/MLF64/[10HL6-180477-40R]




PLACE THESE PCIE AC COUPLING  
CAPS CLOSE TO SB850

S.B HEATSINK



Low: Force PCIE GEN1, Up: Allow PCIE GEN2

	PCLK2	PCLK3
<b>PULL HIGH</b>	WATCHDOG TIMER ON NB_PWRGD ENABLED	USE DEBUG STRAPS
<b>PULL LOW</b>	WATCHDOG TIMER ON NB_PWRGD DISABLED DEFAULT	IGNORE DEBUG STRAPS DEFAULT




BIOS after boot setting  
EC AOD-ACC

LPC\_CLK0 PR20 8.2K/4

LPC\_CLK1 PR22 8.2K/4


	LPC_CLK0 Rev.A12	LPC_CLK1
PULL	IMC	CLKGEN
HIGH	ENABLED	ENABLED
	AOD Extreme	
PULL	IMC	CLKGEN
LOW	DISABLED	DISABLED
	DEFAULT	DEFAULT



CLR_CMOS	
SHORT	CLEAR CMOS
OPEN	NORMAL

**NOT ADD ICT FOR RTCVDD PIN**













PLACE SATA\_CAL  
RES VERY CLOSE  
TO BALL OF U600


# NOTE:


R650 IS 1K 1% FOR 25MHz  
XTAL, 4.99K 1% FOR 100MHz  
INTERNAL CLOCK



PLACE SATA AC COUPLING  
CAPS CLOSE TO SB850









## PCI SLOT 1,2

14 AD[0..31] ↔ AD[0..31]

## PCI SLOT2

PCI2

B1 -12V

B2 +12V

B3 GND

B4 TDO

B5 +5V

B6 +5V

B7 INTB

B8 INTD

B9 PRSNT1

B10 RESERVED

B11 PRSNT2

B12 RESERVED

B13 GND

B14 GND

B15 RESERVED

B16 3.3V\_AUX

B17 CLK

B18 REQ

B19 PME

B20 AD30

B21 +3.3V

B22 GND

B23 AD28

B24 AD26

B25 GND

B26 +3.3V

B27 C/BE3

B28 AD23

B29 GND

B30 AD21

B31 GND

B32 +3.3V

B33 C/BE2

B34 AD17

B35 FRAME

B36 GND

B37 IRDY

B38 +3.3V

B39 TRDY

B40 GND

B41 DEVSEL

B42 +3.3V

B43 PLOCK

B44 PERR

B45 +3.3V

B46 SERR

B47 C/BE1

B48 AD14

B49 GND

B50 AD12

B51 AD10

B52 GND

B53 AD8

B54 AD7

B55 +3.3V

B56 AD6

B57 AD5

B58 GND

B59 AD3

B60 AD2

B61 GND

B62 +5V

B63 +5V

B64 +5V

B65 +5V

B66 +5V

B67 +5V

B68 +5V

B69 +5V

B70 +5V

B71 +5V

B72 +5V

B73 +5V

B74 +5V

B75 +5V

B76 +5V

B77 +5V

B78 +5V

B79 +5V

B80 +5V

B81 +5V

B82 +5V

B83 +5V

B84 +5V

B85 +5V

B86 +5V

B87 +5V

B88 +5V

B89 +5V

B90 +5V

B91 +5V

B92 +5V

B93 +5V

B94 +5V

B95 +5V

B96 +5V

B97 +5V

B98 +5V

B99 +5V

B100 +5V

B101 +5V

B102 +5V

B103 +5V

B104 +5V

B105 +5V

B106 +5V

B107 +5V

B108 +5V

B109 +5V

B110 +5V

B111 +5V

B112 +5V

B113 +5V

B114 +5V

B115 +5V

B116 +5V

B117 +5V

B118 +5V

B119 +5V

B120 +5V

B121 +5V

B122 +5V

B123 +5V

B124 +5V

B125 +5V

B126 +5V

B127 +5V

B128 +5V

B129 +5V

B130 +5V

B131 +5V

B132 +5V

B133 +5V

B134 +5V

B135 +5V

B136 +5V

B137 +5V

B138 +5V

B139 +5V

B140 +5V

B141 +5V

B142 +5V

B143 +5V

B144 +5V

B145 +5V

B146 +5V

B147 +5V

B148 +5V

B149 +5V

B150 +5V

B151 +5V

B152 +5V

B153 +5V

B154 +5V

B155 +5V

B156 +5V

B157 +5V

B158 +5V

B159 +5V

B160 +5V

B161 +5V

B162 +5V

B163 +5V

B164 +5V

B165 +5V

B166 +5V

B167 +5V

B168 +5V

B169 +5V

B170 +5V

B171 +5V

B172 +5V

B173 +5V

B174 +5V

B175 +5V

B176 +5V

B177 +5V

B178 +5V

B179 +5V

B180 +5V

B181 +5V

B182 +5V

B183 +5V

B184 +5V

B185 +5V

B186 +5V

B187 +5V

B188 +5V

B189 +5V

B190 +5V

B191 +5V

B192 +5V

B193 +5V

B194 +5V

B195 +5V

B196 +5V

B197 +5V

B198 +5V

B199 +5V

B200 +5V

B201 +5V

B202 +5V

B203 +5V

B204 +5V

B205 +5V

B206 +5V

B207 +5V

B208 +5V

B209 +5V

B210 +5V

B211 +5V

B212 +5V

B213 +5V

B214 +5V

B215 +5V

B216 +5V

B217 +5V

B218 +5V

B219 +5V

B220 +5V

B221 +5V

B222 +5V

B223 +5V

B224 +5V

B225 +5V

B226 +5V

B227 +5V

B228 +5V

B229 +5V

B230 +5V

B231 +5V

B232 +5V

B233 +5V

B234 +5V

B235 +5V

B236 +5V

B237 +5V

B238 +5V

B239 +5V

B240 +5V

B241 +5V

B242 +5V

B243 +5V

B244 +5V

B245 +5V

B246 +5V

B247 +5V

B248 +5V

B249 +5V

B250 +5V

B251 +5V

B252 +5V

B253 +5V

B254 +5V

B255 +5V

B256 +5V

B257 +5V

B258 +5V

B259 +5V

B260 +5V

B261 +5V

B262 +5V

B263 +5V

B264 +5V

B265 +5V

B266 +5V

B267 +5V

B268 +5V

B269 +5V

B270 +5V

B271 +5V

B272 +5V

B273 +5V

B274 +5V

B275 +5V

B276 +5V

B277 +5V

B278 +5V

B279 +5V

B280 +5V

B281 +5V

B282 +5V

B283 +5V

B284 +5V

B285 +5V

B286 +5V

B287 +5V

B288 +5V

B289 +5V

B290 +5V

B291 +5V

B292 +5V

B293 +5V

B294 +5V

B295 +5V

B296 +5V

B297 +5V

B298 +5V

B299 +5V

B300 +5V

B301 +5V

B302 +5V

B303 +5V

B304 +5V

B305 +5V

B306 +5V

B307 +5V

B308 +5V

B309 +5V

B310 +5V

B311 +5V

B312 +5V

B313 +5V

B314 +5V


B315 +5V


B316 +5V


B317 +5V

B318 +5V


B319 +5V




	Symbol	value	Description
JP1 Pin 69			
JP2 Pin 25	VIDO_EN	1	Disable VID output pins
		0	Enable VID output pins
JP3 Pin 27	Flashseg1_EN	1	Disabled.
		0	Flash I/F Address Segment 1 is enabled
JP4 Pin 29	K8PWR_EN	1	K8 power sequence disabled
		0	K8 power sequence enabled
JP3 & JP5 Pin 27 & Pin 77	FAN_CTL_SEL	11 Half Run	Default value of EC Index 15h/16h/17h is 40h
		10 No Run	Default value of EC Index 15h/16h/17h is 7Fh
		01 Full Run	Default value of EC Index 15h/16h/17h is 00h
		00 75% Run	Default value of EC Index 15h/16h/17h is 20h
JP5 Pin 77	WDT_EN	1	Disable WDT to rest PWROK
		0	Enable WDT to rest PWROK
JP6 Pin 60	SVID_EN	1	Disable SVID Function
		0	Enable SVID Function
JP7 Pin 97	Dual_BIOS_EN	1	Enable Dual BIOS Function for GigaByte Only
		0	Disable Dual BIOS Function for GigaByte Only









## FRONT SIDE USB1



## REAR USB



Please close Rear USB




GIGABYTE





COM/LPT/F\_USB/PWR

Size	Document Number	Rev
Custom	GA-970A-D3	1.1
Date:	Wednesday, August 17, 2011	Sheet 22 of 36



	ALC892R	ALC889	ALC889A
CR16	X	X	O
CR24	X	X	O
CR25	X	O	O
CBC42	10uF/X5R	X	X
CR2	20K/1%	20K/1%	20K/0.1%
CR9	O	O	X
CR10	X	X	O
CBC10/CBC11/CBC12/ CBC13/CBC44/CBC45	4.7uF /X5R	10uF /X5R	4.7uF /X5R
CR4/CR8/CR18/CR23/ CR11/CR12/CR27/CR29/ CR49/CR50/CR43/CR44/ CR45/CR48/CR59/CR60	75 ohm	66 ohm or lower	75 ohm




LINE OUT  
FRONT OUT


## LINE-IN




## MIC





## SURROUND





## CEN/LFE



## SURR BACK



For Audio precision test

A3RJ/13P/B/[11NR6-403006-01\_11NR6-403006-02]  
3RJ\*15P/[11NR6-403004-11]A3RJ/13P/ORG/[11NR6-403006-71]  
3RJ\*15P/[11NR6-403004-31]

GIGABYTE™


Title  
AUDIO JACKSize  
Custom









Date: Wednesday, August 17, 2011

Sheet 24 of 36


Rev  
1.1


Hardware Monitor circuits











GIGABYTE™			
Title			
ATX, FRONT PANEL ,EC			
Size	Document Number	Rev	
Custom	GA-970A-D3	1.1	
Date:	Wednesday, August 17, 2011	Sheet	26 of 36









# Patch AMD Validation VDDA25 & VCC12\_HT power sequence













## PCIE-1G LAN

要用1% 的電阻,trace不能太長,建議在200 mil以內





## 0.2版要修改





## USB\_LAN




```
RTL8101E:LR38/LC5/LR43/LC6-->O
RTL8111C:LC6-->O
RTL8102E:LC5/LC6-->O
```



Pin34/35(VDDREG) 接到3VDUAL  
的trace 建議寬度大於 40mil



## USB\_LAN CONNECTOR



```

RTL8101E :L1+L10-->AVDD18+0.1U(BIOS  DISABLE MDI-X FUNCTION)
-----
1G :USB+LAN/1G/GO,Y/OS/RA/D/1      | EMI      LR1
100M:USB+LAN/100/GO,Y/OS/RA/D/1    |

```

